Part Number Hot Search : 
10125 ECH8410 SP121 12022 SMCJ26CA DSP16318 68B50 C423ADF
Product Description
Full Text Search
 

To Download TCD2703D Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 TCD2703D
TOSHIBA CCD Linear Image Sensor CCD (Charge Coupled Device)
TCD2703D
The TCD2703D is a high sensitive and low dark current 7500 pixels x 3 line CCD color image sensor. The sensor is designed for color scanner. The device contains a row of 7500 pixels x 3 line photodiodes which provide a 24 lines/mm across a A3 size paper. The device is operated by 5-V pulse, and 12-V power supply.
Features
* * * * * Number of image sensing pixels : 22500 pixels (7500 pixels x 3 line) Image sensing pixels size : 9.325 m by 9.325 m on 9.325 m center Photo sensing region: High sensitive pn photodiode Clock: 2-phase (5 V) Distance between photodiode array : Pixel R to pixel G: 37.3 m (4 lines) Pixel G to pixel B: 37.3 m (4 lines) * * * Internal circuit: Clamp circuit Package: 68-pin CERDIP Color filter: Red, Green, Blue
OS3 ODG OS5 OS6 ODR DSS f2B f2A f1A VDD NC NC NC NC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 68 67 66 65 64 63 62 61 60 59 58 57 56 55 OS4 ODB OS2 OS1 ASS CP RS f2A f1A VDD NC NC NC NC 1 1 1
Weight: 16.0 g (typ.)
Pin Connections (top view)
Maximum Ratings (Note 1)
Characteristics Clock pulse voltage Last stage clock pulse voltage Shift pulse voltage Reset pulse voltage Clamp pulse voltage Power supply voltage Operating temperature Storage temperature Symbol VBA VBB VSH VRS VCP VOD, VDD Topr Tstg -0.3 to 15 0 to 60 -25 to 85 V C C -0.3 to 8 V Rating Unit
Note 1: All voltages are with respect to SS pins (ground).
NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC f1A f2A SH3 NC SH2
15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35
NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC DSS f1A f2A NC SH1
7500 7500 7500
R G B
1
2002-11-14
TCD2703D
Circuit Diagram
ODB ASS 67 64 CP 63 RS 62 f2A 61 f1A 60 f1A 38 f2A 37 DSS 39 VDD 59
OS1 65
CCD analog shift register 1 Shift gate 1 ... Photo ... diode ... (B) S7498 S7499 S7500 D128 D125 D126 D127 S1 S2 ... D142 D143 D26 D27 D28 35 SH1
Shift gate 2 OS2 66 CCD analog shift register 2
OS4 68
CCD analog shift register 4 Shift gate 4 ... Photo ... diode ... (G) S7498 S7499 S7500 D128 D125 D126 D127 S1 S2 ... D142 D143 D26 D27 D28 34 SH2
Shift gate 3 OS3 1 CCD analog shift register 3
OS5 3
CCD analog shift register 5 Shift gate 3 ... Photo ... diode ... (R) S7498 S7499 S7500 D128 D125 D126 D127 S1 S2 ... D142 D143 D26 D27 D28 32 SH3
Shift gate 6 OS6 4 CCD analog shift register 6
2 5 6 ODG ODR DSS
7 f2B
8 f2A
9 f1A
30 f1A
31 f2A
10 VDD
2
2002-11-14
TCD2703D
Pin Names
Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 Symbol OS3 ODG OS5 OS6 ODR DSS f2B f2A f1A VDD NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC f1A f2A SH3 NC SH2 Name Output signal 3 (green) Power supply (green) Output signal 5 (red) Output signal 6 (red) Power supply (red) Ground (digital) Last stage clock (phase 2) Transfer clock (phase 2) Transfer clock (phase 1) Power supply (digital) No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect Transfer clock (phase 1) Transfer clock (phase 2) Shift gate 3 No connect Shift gate 2 Pin No. 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 Symbol SH1 NC f2A f1A DSS NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC VDD f1A f2A RS CP ASS OS1 OS2 ODB OS4 Shift gate 1 No connect Transfer clock (phase 2) Transfer clock (phase 1) Ground (digital) No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect No connect Power supply (digital) Transfer clock (phase 1) Transfer clock (phase 2) Reset gate Clamp gate Ground (analog) Output signal 1 (blue) Output signal 2 (blue) Power supply (blue) Output signal 4 (green) Name
3
2002-11-14
TCD2703D
(Ta = 25C, VOD = VDD = 11 V, VB = VRS = VSH = VCP = 5 V (pulse), fB = 1 MHz, load resistance = 100 kW, tINT (integration time) = 10 ms, W light source = A light source + CM500S filter (t = 1.0 mm) )
Characteristics Red Sensitivity Green Blue Photo response non uniformity Saturation output voltage Saturation exposure Dark signal voltage Dark signal non uniformity Dc power dissipation Total transfer efficiency Output impedance Dc signal output voltage Random noise Symbol R (R) R (G) R (B) PRNU (1) PRNU (3) VSAT SE VDRK DSNU PD TTE ZO VOS NDI Min 7.9 10.7 4.2 3/4 3/4 1.0 0.05 3/4 3/4 3/4 92 3/4 4.5 3/4 Typ. 11.4 15.4 6.1 10 3 1.5 0.1 3 8 900 98 0.2 6.0 1.0 Max 14.9 20.1 8.0 20 12 3/4 3/4 6 12 1300 3/4 0.5 7.5 3/4 % mV V lxs mV mV mW % kW V mV (Note 3) (Note 4) (Note 5) (Note 6) (Note 7) (Note 8) 3/4 3/4 3/4 (Note 9) (Note 10) V/lxs (Note 2) Unit Note
Optical/Electrical Characteristics (bit clamp)
Note 2: Sensitivity is defined for each color of signal outputs average when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature. Note 3: PRNU (1) is defined for each color on a single chip by the expressions below when the photosensitive surface is applied with the light of uniform illumination and uniform color temperature. DX PRNU (1) = 100 (%) X
X : Average of total signal outputs DX: The maximum deviation from X .
Note 4: PRNU (3) is defined as maximum voltage with next pixel, where measured 5% of SE (typ.). Note 5: VSAT is defined as minimum Saturation Output voltage of all effective pixels. V Note 6: Definition of SE: SE = SAT RG
Note 7: VDRK is defined as average dark signal voltage of all effective pixels. Note 8: DSNU is defined by the difference between average value (VDRK) and the maximum value of the dark voltage.
OS
VDRK DSNU
Note 9: DC signal output voltage is defined as follows :
OS
VOS SS
4
2002-11-14
TCD2703D
Note 10: Random noise is defined as the standard deviation (sigma) of the output level difference between two adjacent effective pixels under no illumination (i.e. dark condition) calculated by the following procedure.
Video output
Video output
200 ns Output waveform (effective pixels under dark condition)
200 ns DV
Pixel n
Pixel n + 1
(1) (2) (3) (4)
Two adjacent pixels (pixel n and n + 1) in one reading are fixed as measurement points. Each of the output levels at video output periods averaged over 200 nanosecond period to get Vn and Vn + 1. Vn + 1 is subtracted from Vn to get DV. DV = Vn - Vn + 1 The standard deviation of DV is calculated after procedure (2) and (3) are repeated 30 times (30 readings).
DV = 1 a | DVi | 30 i =1
30
s=
2 1 (| DVi | DV ) 30 ia =1
30
(5)
Procedure (2), (3) and (4) are repeated 10 times to get 10 sigma values.
s = 1 asj 10 j=1
10
(6)
I value calculated using the above procedure is observed 2 times larger than that measured relative to the ground level. So we specify the random noise as follows.
Random noise = 1 s 2
5
2002-11-14
TCD2703D
Operating Condition (Ta = 25C)
Characteristics Clock pulse voltage Final stage clock pulse voltage Shift pulse voltage (Note 11) Reset pulse voltage High level Low level High level Low level High level Low level High level Low level High level Low level Symbol VB1A, VB2A Min 4.5 0 4.5 0 VB "H" - 0.5 0 4.5 0 4.5 0 10.5 Typ. 5.0 3/4 5 3/4 VB "H" 3/4 5 3/4 5 3/4 11.0 Max 5.5 0.3 5.5 0.3 VB "H" 0.3 5.5 0.3 5.5 0.3 13.0 Unit V
VB2B
V
VSH
V
VRS
V
Clamp pulse voltage Power supply voltage
VCP VOD, VDD
V V
Note 11: Vf "H" means the high level voltage of VfA when SH pulse is high level.
Clock Characteristics (Ta = 25C)
Characteristics Clock pulse frequency Reset pulse frequency Clamp pulse frequency Clock capacitance (Note 12) Symbol fB fRS fCP CBA CBB CSH CRS CCP Min 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 Typ. 1 1 1 150 20 40 20 20 Max 25 25 25 3/4 3/4 3/4 3/4 3/4 Unit MHz MHz MHz pF pF pF pF pF
Final stage clock capacitance Shift gate capacitance Reset gate capacitance Clamp gate capacitance
Note 12: VOD = 11 V
6
2002-11-14
TCD2703D
Timing Chart
tINT (Integration time)
SH
f1A1, 2, 3, 4
f2A1, 2, 3, 4 f2B
RS
CP S7491 S7493 S7497 S7499
D7495
D30
D32
D34
D36
D38
D40
D42
D130
D120
D122
D124
D126
D128
D132
D134
D136
D138
D140
D142
D24
D26
D28
D0 S1 S3 S5 S7 S9
D2
D4
D6
OS1, 3, 5
D7496
S7492
S7494
S7498
S7500
D131 D129
D133
D135
D137
D139
D141
D143
D31
D33
D35
D37
D39
D41
D43
D121
D123
D125
D127
D25
D27
D29
S10
D1 S2 S4 S6 S8
D3
D5
D7
OS2, 4, 6
Dummy outputs (13 pixels 2) Light shield outputs (48 pixels 2) (3pixels 2)
Signal outputs (3750 pixels 2)
(3pixels 2)
Dummy outputs (4 pixels 2)
TTE test outputs (1 pixels 2)
Dummy outputs (64 pixels 2)
Dummy outputs (8 pixels 2)
1 Line readout period (3822 pixels 2)
7
2002-11-14
TCD2703D
Timing Requirements
t2 t3 SH t1 f1A t18 RS t5 t4
CP
(Note 13)
Note 13: Hold the RS and CP pins at low during this period.
t6
t7
f2B t8 t9 RS t10 t14
t16 t15 CP t12 t11 t13 t17 OS
f1
f2 GND 1.5 V (min) 1.5 V (min)
8
2002-11-14
TCD2703D
Timing Requirements (line clamp)
SH
f1A t18 RS t20 CP t19 t21
Characteristics Pulse timing of SH and f1A SH pulse rise time, fall time SH pulse width f1, f2 Pulse rise time, fall time RS pulse rise time, fall time RS pulse width CP pulse rise time, fall time CP pulse width Pulse timing of f2B and CP Pulse timing of RS and CP Video data delay time SH, RS pulse timing RS pulse width (line clamp) CP pulse width (line clamp) CP, f1A pulse timing (line clamp) (Note 15)
Symbol t1 t5 t2, t4 t3 t6, t7 t8, t10 t9 t11, t13 t12 t14 t15 t16 t17 t18 t19 t20 t21
Min 60 300 0 1000 0 0 10 0 10 0 0 10 3/4 300 10 10 5
Typ. (Note 14) 1000 1000 50 2000 50 20 100 20 100 40 0 100 10 3/4 3/4 3/4 3/4
Max 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4
Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns
Note 14: Measured with fRS = 1 MHz. Note 15: Load resistance is 100 kW.
9
2002-11-14
TCD2703D
Typical Spectral Response
Spectral response
1.0 Ta = 25C 0.8
(typ.)
Relative response
0.6
0.4
0.2
0 400
450
500
550
600
650
700
Wave length l (nm)
10
2002-11-14
TCD2703D
Caution
1. Electrostatic Breakdown
The dust and stain on the glass window of the package degrade optical performance of CCD sensor. Keep the glass window clean by saturating a cotton swab in alcohol and lightly wiping the surface, and allow the glass to dry, by blowing with filtered dry N2. Care should be taken to avoid mechanical or thermal shock because the glass window is easily to damage. a. b. c. Prevent the generation of static electricity due to friction by making the work with bare hands or by putting on cotton gloves and non-charging working clothes. Discharge the static electricity by providing earth plate or earth wire on the floor, door or stand of the work room. Ground the tools such as soldering iron, radio cutting pliers of or pincer. It is not necessarily required to execute all precaution items for static electricity. It is all right to mitigate the precautions by confirming that the trouble rate within the prescribed range.
2. Window Glass
The dust and stain on the glass window of the package degrade optical performance of CCD sensor. Keep the glass window clean by saturating a cotton swab in alcohol and lightly wiping the surface, and allow the glass to dry, by blowing with filtered dry N2. Care should be taken to avoid mechanical or thermal shock because the glass window is easily to damage.
3. Incident Light
CCD sensor is sensitive to infrared light. Note that infrared light component degrades resolution and PRNU of CCD sensor.
4. Mounting on a PCB
This package is sensitive to mechanical stress. Toshiba recommends using IC inserters for mounting, instead of using lead forming equipment.
5. Soldering
Soldering by the solder flow method cannot be guaranteed because this method may have deleterious effects on prevention of window glass soiling and heat resistance. Using a soldering iron, complete soldering within ten seconds for lead temperatures of up to 260C, or within three seconds for lead temperatures of up to 350C.
11
2002-11-14
TCD2703D
Package Dimensions
Weight: 16.0 g (typ.)
12
2002-11-14
TCD2703D
RESTRICTIONS ON PRODUCT USE
000707EBA
* TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.. * The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. * The products described in this document are subject to the foreign exchange and foreign trade laws. * The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. * The information contained herein is subject to change without notice.
13
2002-11-14


▲Up To Search▲   

 
Price & Availability of TCD2703D

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X